Sent By: HP LaserJet 3100;

بار

Page 2/4

U.S. Application Serial No. 09/800,851 Declaration dated January 13, 2005 Filed with Reply to Office Action of October 14, 2004

Attorney Docket No.: 10006513-1



PATENT

Job-603

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

John F. Hutton et al.

Examiner: Albert C. WANG

Serial No.:

09/800,851

Art Unit:

2115

Filed:

March 7, 2001

For:

A SCAN BASED MULTIPLE RING OSCILLATOR STRUCTURE FOR

ON-CHIP SPEED MEASUREMENT

Commissioner for Patents P.Q. Box 1450 Alexandria, Virginia 22313-1450

DECLARATION OF JOHN F. HUTTON PURSUANT TO 37 C.F.R. § 1.131

Dear Sir:

- 1. Prior to June 29, 2000, the filing date of US Patent No. 6,553,545 to Stinson et al., I jointly conceived of at least a method for detecting process variations comprising controlling count gate control by a first circuit, generating at least one clock count by a second circuit, and outputting results of the clock count by a third circuit, as claimed in claims 1-9 of the present application.
- 2. Prior to June 29, 2000, I jointly conceived of at least an apparatus to detect process variations comprising a first circuit to select a clock, a second circuit connected to the first circuit to generate at least one clock count, and a third circuit connected to the first circuit to output a result of the clock count, as claimed in claims 10-20 of the present application.
- 3. Prior to June 29, 2000, I jointly conceived of at least a method for detecting process variations comprising controlling count gate control by a first circuit to select a first oscillator, generating a clock by the first oscillator in a second circuit, counting the clock generated by the first oscillator by a third circuit, outputting a count of the clock generated by the first oscillator by the third circuit, selecting a second oscillator in the second circuit, generating a

Sent By: HP LaserJet 3100;

j.'

898 3014;

Jan-14-05 13:06; Page 3/4

U.S. Application Serial No. 09/800,851 Declaration dated January 13, 2005 Filed with Reply to Office Action of October 14, 2004

clock by the second oscillator in the second circuit, counting the clock generated by the second oscillator by the third circuit, and outputting a count of the clock generated by the second oscillator by the third circuit, as claimed in claims 21-22 of the present invention.

- 4. Prior to June 29, 2000, I jointly conceived of at least an apparatus to detect process variations comprising a first circuit to control count gate control, a first oscillator to generate a clock, wherein the first circuit is to select the clock generated by the first oscillator, a second circuit to count the clock generated by the first oscillator and to output the count of the clock generated by the first oscillator, and a second oscillator to generate a clock, wherein the first circuit is to select the clock generated by the second oscillator, and the second circuit is to count the clock generated by the second oscillator and is to output the count of the clock generated by the second oscillator and is to output the count of the clock generated by the second oscillator, as claimed in claims 23-24 and 26-29 of the present invention.
- 5. The attached lab notes dated November 29, 1999, December 15, 1999, and January 26, 2000 show conception of the claimed invention prior to June 29, 2000. See Exhibit A.
- 6. The attached presentation slides dated January 12, 2000 show conception of the claimed invention prior to June 29, 2000. See Exhibit B.
- 7. From February 2000 to July 2000, I, along with my co-inventors, actually reduced the claimed invention to practice including constructing the circuit schematics, creating the circuit artwork, conducting circuit simulations, and testing the final circuit.
- 8. From immediately prior to June 29, 2000 until the March 7, 2001, the effective filing date of the present application, the claimed invention was constructively reduced to practice with due diligence.
- 9. On August 15, 2000, I jointly submitted an Invention Disclosure form to Hewlett-Packard's internal Legal Department (HP Legal). See Exhibit C. The Invention Disclosure form that I submitted included the brief description, completed on or around August 1, 2000, and diagrams associated with the invention. Such Invention Disclosure forms are submitted so that HP Legal can determine whether to file a patent application.

P. 04

R-571

Job-603

Page 4/4

Sent By: HP LaserJet 3100;

898 3014;


Jan-14-05 13:06;


U.S. Application Serial No. 09/800,851 Declaration dated January 13, 2005 Filed with Reply to Office Action of October 14, 2004

- 10. On December 28, 2000, I sent draft figures related to the claimed invention to Ami Shah, previously of Dorsey & Whitney LLP.
- 11. On or about February 4, 2001, I received a draft application describing the claimed invention from Ami Shah.
- 12. On or about February 6, 2001, I subsequently reviewed the draft application and provided comments to Ami Shah.
- 13. On or about February 8, 2001, I received a revised draft application describing the claimed invention from Ami Shah.
- 14. On or about February 21, 2001, I subsequently reviewed the revised draft application and provided comments and other feedback.
 - 15. On March 7, 2001, the present application was filed.
 - 16. The acts related above all took place in the United States of America.
- 17. The declarant further states that the above statements were made with the knowledge that willful false statements and the like are punishable by fine and/or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that any such willful false statement may jeopardize the validity of this application or any patent resulting therefrom.


Date: January 13, 2005

John F. Flutto





Bill Hudson



for NM case

datches are intilized to one's (FFFF) so the first count goes to (00000).

The feedback falling to lit 20 falling is

1.732 ns

Dos the Slow simulation (Some derivation) 64-620 falling = 2.61115

 $2.611 * (\frac{20}{17}) = 3.0705$

Ring Oscillator Stronge Stronge

LTRAN Nom a strong W = 1.2364 (804, 18g) Strong P = 1.129 ns (886 MHZ)

RTRAN

12/18

19.782 550.884.h 49.381 50.9846118 49.382 160.9846118 49.39 50.98461115 40.39 19.9861115

Sea Hallonel "Bran

ACOPTENT FILE SCHOOL SC

	Stepnig N	Bolanced	Strong P
LTRAN	1.236 NS	1.236 NS	1.129 .05
NW	1. 224,05	1.224 NS	1,122 NS
KKAN	1.213.05	1.213 NS	1.116 N2
With make	e-cap and 1	spice -in nom	


LTRAN 1.292 1.292 1.174 NUI 1.279 1.279 1.167 RTRAN 1.288 1.268 1.160

D'm seeing no servicio effect. It lohs like Non is sixed gated by the PFET. The big pfet (gotes by 11 fet) is 10% faster in general. Other ideas -

Orop Cap?
Rebalance viverter?
Add some was let structures?
Move all the cap to ground or UDD on gate?

DAN

DOL RICAN LIRAN THE FOLLDWING BIRLICTURE MIGHT WORK.



gr. 12/15/

JK 12/15

Wednesday, January 12, 2000 10:00 – 11:00 am 6UT12

Tentative Agenda

- ▶ Initial Idea (Dan Halperin)
- Possible Uses
- Wafer Burn-in Current Detection (Dan H.?)
- IBM Process Speed Benchmark for Tracking Process Changes (Rick?)
- Wafer Speed Binning
- Cross Chip Process Variation (Dan K.)
- ▶ Presentation of Schematics
- Roundtable

POSSIBLE ROUNDTABLE TOPICS


- ► How many ring_block's on the chip? (2, 5, 100s)
- Is the plan to replace bypass caps in the global route the best way to add these to the chip?
- How would we gather information for reasonable cross-die process variation?
- Reset problems? (ENAB should be '0' and OSC_ENAB should be '0')

ring-block!

NORMA_del

NSHIFT SHIFT UPDATER






OSCZENT Inports SCAN Inports

Lon 01/10/00 01:23:20 PM MST

1 Generated by bdl2symarc

Outports



Osc i

. □ □

OSC ENAB

RING

080


ing

RING

osd


!RING_COUNTER*SCANIN=SCANOUTA !RING_COUNTER*SCANOUTLAST=SCANOUT

Block Ports




FEEDBACK held low mwhen LNHK is held l the ring will reset stable state RINGLIN When ENAB nahdi TENAB

ring-osc/













```
!ros!*INA=Q[0:19]
!ros!*SCANIN=SCANIN,SCANOUT[0:18]
!ros!*SCANOUT=SCANOUT[0:18],SCANOUTLAST
```

ounter









TO H	EWLETT*
LZA P	CKAHU

INVENTION DISC SURE

DATE RCVD 8/15/00

PAGE ONE OF

Instructions: The information contained in this document is COMPANY CONFIDENTIAL and may not be disclosed to others without prior authorization. Submit this disclosure to the HP Legal Department as soon as possible. No patent protection is possible until a patent application is authorized, prepared, and submitted to the Government.

Descriptive Title of Invention:

Soon bosed multiple ring oscillator structure for on-chip spead moasurement and coorelation

Name of Project: Piranna LPCXX?

Product Name or Number:

Was a description of the invention published, or are you planning to publish? If so, the date(s) and publication(s):

Was a product including the invention announced, offered for sale, sold, or is such activity proposed? If so, the date(s) and location(s):

Was the invention disclosed to anyone outside of HP, or will such disclosure occur? If so, the date(s) and name(s):

170

If any of the above situations will occur within 3 months, call your IP attorney or the Legal Department now at 1-855-4513 or 570-652-4919.

Was the invention described in a lab book or other record? If so, please identify (lab book #, etc.)

Yes - John Hutton's lab book

Was the invention built or tested? If so, the date:

Yes -on current release of perandia

Was this invention made under a government contract? If so, the agency and contract number.

Description of Invention: Please preserve all records of the invention and attach additional pages for the following. Each additional page should be signed and dated by the inventor(s) and witness(es).

Prior solutions and their disadvantages (if available, attach copies of product literature, technical articles, patents, etc.).

SEE ATTACHMENTT &

B. Problems solved by the invention.

Attachnent

C. Advantages of the invention over what has been done before.

A Wichment

D.	Description of the construction and operation of the invention (include appropriate schematic, block, & timing diagrams; drawings; samples; graphs; flowcharts; computer listings; test results; etc.)
	AHachment
	•

	and a my low amployment agreement, I (we) submit this disclosure on:	
gnature of Inve	entor(s): Pursuant to my (our) employments	
243148		TC slity & Lab Name
mplayee No.	Name 898-3458 88 V	TC nsity & Lab Name
315507 mpicyee No.	William A. Hudson Wattam U. Motom Telnet Mailstop Name Name	nally & Cas Hame
315502	Daniel L. Halperin Talnet Mailstop	ITC By & Leb Name
imployee No.	Name 98-2236 88	VTC
311897		Entity & Lab Name
Employee No.	Signature tiame (If more than but inventors, include additional information on another copy of this form and effect to this document)	

Signature of Inv	ventor(s): Pursuant to my (ou) employment agreement, I (we) s	ubmit this	disclosure	on:
244155	Jack T. Lavier	July have	898-0404	88	VTC
Employee No.	Name	Signature	Telnet	Mailstop	Entity & Lab Name
243034	Nark D. Nusgrove	no Ultin me	898-7895	88	VTC
Employee No.	Name	Signature	Telnet	Mailstop	Entity & Lab Name
		Cincolum	Teinet	Mailstop	Entity & Lab Name
Employee No.	Mame	Signature		•	
		Signature	Telnet	lita istop	Entity & Lab Name

	COMPANY C	ONFIDEN'	PAGE	CF
HEWLETT INVENTION DISCLUTE	COmmittee Commit	lisclosed.)		
The person of th	s) to whom even so we were		Date of Sign	alure
nature of Witness(es): (Please by to obtain the signature of the passing nature of Witness(es): (Please by to obtain the signature of the passing nature) of the passing nature	10110			
Name	1		- Mar	
Name 1. Robert S. m. Signature Signature	r /		Date of Sig	nature
			•	
Name				
	the add information on a c	opy of this form & and	ch to this document)	
ventor & Home Address Information: (If more than four inventors, I	INCIDER BOOK PRIORITION			
enlor's Full Name				
John F. Hutton				
usel			State	Zφ
1562 Faraday Circle			CO	80525
at/				ζp
Fart Collins	City		State	. •
Do you have a Residential P.O. Address? P.O. BOX				
		Citizenship		
Graetat as (nickname, middle name, etc.)		USA		
John .				•
Inventor's Full Name				
William A. Hudson				•
Sireel 5204 Greenview Drive			State	Z;₂ 80525
			co	
Fort Collins			State	Žφ
Do you have a Residential P.O. Address? P.O. BOX	City			
Do you have a Residential P.O. No.		Citizenship		
ato 1		USA		
Greeled as (rickname, middle name, etc.) Bill				
	· -			
Inventor's Full Name				
Daniel L. Halperin				
Sueel			State	Zp
4336 Arcada Court			CO	80525
Cay			State	Ζφ
Fort Collins	City		3.816	
Do you have a Residential P.O. Address? P.O. BOX	•			
		Citizenship	•	
Greated as (nickname, middle name, etc.)		USA		
Dan				
Daniel W. Krueger				
Sueel Drive			State	Zφ
1437 Sanford Drive			со	80526
City			Siale	Zφ
Fort Collins	City			
For Collins Oo you have a Residential P.O. Address? P.O. BOX				
		Cilizenshi USA	P	
Greeted as (rickname, middle name, etc.)		038		

HEMETT INVENTION DISCLO	CC	MPANY CONFIDENTI	PAGE_	OF
	b- a-model to whom invest	ion was first disclosed.)	∵ ,	
nature of Witness (es): (Phose by to obtain the signature of the nature	ne (us) on this date: [Date of S	gnature
invention was tilst explained to	Signature	•	7. •	-
Name				
			Date of S	ignature
	Signature			
Name				
		i and a series of this feet	a & shach to this document)	
ventor & Home Address Information: (If more than tour	inventors, include addition	mation on a copy of the		
ventor's Full Name				
Jack T. Lavier				
2126	1 - 11	ime, con	ंटर इङ्	
17640 Kirkwood Drive, Apt. 2136	15:4	+ M8 / 6 9 / 30	State	20 July 26
				80525
in a second			со	
Fort Collins	City		State	Zρ
Do you have a Residential P.O. Address? P.O. EOX	J.,,			
ig) to the control		Ciracebia		
in and all	-	Crizenship USA		
Granted as (nickname, middio name, etc.) Jack				
Jack				•
Inventor's Full Name				
Mark D. Musgrove		,		
Sheet 5907 Auburn Drive			Sta:e	Zφ
				00525
City			co	80525 Zp
Fort Collins	City		\$13te	
Do you have a Residential P.O. Address? P.O. EOX	5 ,			
00 300 100-200		Citizenship		
Greeted as (nickname, middle name, etc.)	•	USA		
Greated as (nokname, misure name, and Mark				·
Inventors Full Name				
Sireel				7:
			State	Zip
City			State	Zφ
2 P.O. BOX	City	-		
Do you have a Residential P.O. Address? P.O. BOX				
		Cilizens	hip	
Greeted as (rickname, middle name, etc.)				
Pussion as luncularing				
C. II Name				
Inventor's Full Name	_			
				
Sueet				ζρ
			State	6.P
City			S:ate	Ζp
- 1442 PO 50X	Cit	И	•	
Oc you have a Residential P.O. Address? P.O. BOX				

Fing_Chtu


FingChtu


Fi

THE CHAP FORELOR FARETER <u>FERC</u>mucui FEET NEHLFT_# _f SHIET_bas <u> Ring Oscillator</u> <u>SCAR</u>IN_buf CE CHAPUT DBCENES! TRAN Osciliato ಗರಗಾರತಿ 01 GECENHE deci 10 DECEMBER USUZE, DECEMBE ŔTRAN Oscillato COSTIE Oscillator


ring_countable cycol2symene
ring_countable cycol2symene
Scan Ports
Block Forts


ring_block2








ring_counter1











/home/jfh/Mako/Doc/

Aug 1 2000

Alex -- Here is the bulk of my invention disclosure form with the schematic attachments. The form is attached as well as a slew of schematics from this block. Please let me know if you would like any more information.

Sincerely,

John Hutton

FML -- 3UP3, 0x84497, john_hutton@hp.com, jfh@fc.hp.com

Ring Oscillator Invention Disclosure Form

Description of Invention

A. Prior solutions and their disadvantages

Speed binning is usually done based upon some type of broadside test done by a package tester. For piranha, the fuses that normally hold this information on the die are laser blowable, not electrically blowable. This means that some method to get a "best guess" at the speed of the part at wafer test will significantly reduce the price of packaging a part that will not make the frequency cutoff.

Some type of ring oscillators are ofter used in the analog parameter testing (APT) structures generated by the wafer manufacturer. However these tests are run by the fab which saves the information in a database. This does not help set the speed bin of the part at wafer test.

While I have heard of other ring oscillator structures (sadly no references) placed on a chip to attempt to compensate for process variation, I believe their affect was always to local circuits. They did not export their information outside of the chip.

B. Problems solved by this invention

This simple device bundles 4 ring oscillators, a 20-bit ripple counter, and the necessary control logic to a JTAG scan based interface. It is on every die, so that each location can be individually tested (APT sites tend to be scattered throughout the wafer). It communicates with the outside world through the standard JTAG interface. It is accessible at wafer, package, and system test which allows for several methods of correlating the oscillator speed to the speed of a part in an actual system. It is much simpler that a broadside test, and should directly track significant process variations.

C. Advantages

Simple. Tracks process. On every die. Accessible at wafer for early speed binning. Accessible through the wafer, package, and system test lifecycle which allows for accurate oscillator to system speed correlation.

D. Description of the construction and operation

This structure has three main parts: the oscillators, the counter, and the control. All of the relevant schematic and artwork plots will be attached to the end of this write-up.

The oscillators were build from simple fet structures. Each fet has a 'fet capacitor' type load to allow a reasonable frequency with a low number of stages. This also simulated a rise time on the order of 150 ps, which would be reasonable for a clock on this processor. The four oscillators are:

Normal oscillator, 8 stages, 800 MHz nominal frequency

1/2

invention_ring_osc_20000801

/home/jfh/Mako/Doc/

2/2 Aug 1 2000

LTran oscillator, added an N-fet pass transistor, 200 MHz nominal RTran oscillator, added an P-fet pass transistor, 200 MHz nominal Low Vt oscillator, the normal with Low Vt fets.

The L- and R-tran structure, at least in spice, had stronger dependences on the handedness of the process. We hope that this would allow us to keep better track of major process variations.

The counter was a simple 20-bit ripple counter with an asynchronous reset. It was composed of T-flip flops. While the ripple time was on the order of milliseconds, the scan control had no way of operating that fast. The danger of having an error related to ripple is almost non-existent.

The control is the heart of the structure. Since this circuit is entirely scan driven, we have to be able to reset, select one of the four escillators, control the start and stop of the count, latch and scan out the final count. The 'start and stop' is the most critical segment of this block.

Two control bits select the oscillator. One control bit triggers a reset of the counter. The final bit is the enable line.

In order to accurately control the time that the counter is on, we set up a simple state machine that looks for two successive SHIFT-rising on the scan clock. This is a signal that the tester can control with a very high precision. The input scan vector disables the reset, selects the oscillator, and enables the count. On the next SHIFT clock, the counter is gated on. On the subsequent SHIFT clock, the counter is gated off. Then the count can be transfered back to the scan chain and shifted out.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
· · · · · · · · · · · · · · · · · · ·

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.